

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

		1.00000		
APPLICATION NO	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/824,942	04/15/2004	Mitsuhiko Otani	10873.1453US01	7557
53148 HAMRE. :	7590 10/30/20 SCHUMANN, MUELLER	EXAMINER		
P.O. BOX 2902-0902			KARIMY, MOHAMMAD TIMOR	
MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER
			2815	
			MAIL DATE	DELIVERY MODE
			10/30/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•			T11			
		Application No.	Applicant(s)			
	055	10/824,942	OTANI, MITSUHIKO			
	Office Action Summary	Examiner	Art Unit			
		Mohammad Timor Karimy	2815			
Period fo	The MAILING DATE of this communication ap or Reply	opears on the cover sheet with	the correspondence address			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLICATION OF THE MAILING INSTRUMENT OF	DATE OF THIS COMMUNICAL. 136(a). In no event, however, may a reput will apply and will expire SIX (6) MONTHUS, cause the application to become ABAI	ATION. Jly be timely filed HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).			
Status			•			
1)⊠	Responsive to communication(s) filed on 30 /	August 2007				
·		is action is non-final.				
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	ion of Claims					
4)⊠	Claim(s) 1 and 5 is/are pending in the applica	ation.				
-	4a) Of the above claim(s) is/are withdrawn from consideration.					
	Claim(s) is/are allowed.					
· —	Claim(s) 1 & 5 is/are rejected.					
7)	Claim(s) is/are objected to.					
8)	Claim(s) are subject to restriction and/	or election requirement.				
Applicati	ion Papers					
9)[The specification is objected to by the Examin	ner.				
· · · · · · · · · · · · · · · · · · ·	The drawing(s) filed on 25 August 2004 is/are		ected to by the Examiner.			
,_	Applicant may not request that any objection to the	•	•			
	Replacement drawing sheet(s) including the correct		• • •			
11)	The oath or declaration is objected to by the E	•	•			
	under 35 U.S.C. § 119					
		in priority under 35 LLS C S 4	110(a) (d) or (f)			
	Acknowledgment is made of a claim for foreign	in priority under 35 U.S.C. 9 1	19(a)-(d) or (t).			
a)L	⊠ All b) Some * c) None of:					
	1. Certified copies of the priority documents have been received.					
•	2. Certified copies of the priority documen					
	3. Copies of the certified copies of the price	•	eceived in this National Stage			
* 0	application from the International Burea	• • • • • • • • • • • • • • • • • • • •	agained			
3	See the attached detailed Office action for a lis	cor the certified copies flot re	:ceiveu.			
		. ,				
Attachment		л П	(DTO 440)			
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)		mmary (PTO-413) Mail Date			
3) 🔲 Inform	nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date		rmal Patent Application			

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06) 10/824,942 Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims 1 and 5 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claims 1 recite the limitation "so as to be capable of supplying a collector current of a parasitic transistor formed with the semiconductor substrate with a base and well regions of the digital and analog circuit parts as an emitter and a collector". The language used is not clear as to what is formed with a base and well regions of the digital and analog circuit parts.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. In view of the 112 rejection above, claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Ishikura et al. (US Pub 2002/0079556 A1).

10/824,942 Art Unit: 2815

Ishikura discloses in figure 5B, a semiconductor integrated circuit device, comprising a digital circuit 51 and an analog circuit 50 that are disposed on a surface of a semiconductor substrate 52.


wherein a dummy layer part 13a made of polysilicon that is the same as polysilicon composing a gate of a transistor is disposed directly on a portion of the semiconductor substrate being of higher resistance than a well region between the digital circuit 51 and the analog circuit 50 (Ishikura explicitly teaches in paragraphs [16-17] that P-type region 52 has increased resistance due to analog and digital regions being sufficiently spaced away from one another (note that region 52 is under the dummy gate layers 13a)), and

a dummy diffused region is provided between an area under the dummy layer part and one of the digital circuit part and the analog circuit part, with a power-supply potential being applied to the dummy diffused region (see figure 5B below).

It has been held that the recitation that an element is "capable of supplying... as an emitter and a collector respectively" performing a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. In re Hutchison, 69 USPQ 138.

Furthermore, note that Ishikura's device presents a structure that reads on applicant's claim as discussed above, and as such a parasitic transistor may exist in Ishikura's device between a collector and an emitter as well (see illustrations on figure 5B below).

10/824,942 Art Unit: 2815



Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over the prior art admitted by Hasegawa (US Patent 5,900,927) in view of Ishikura et al. (US pub 2002/0079556 A1).

10/824,942

Art Unit: 2815

With respect to claim 5, the recitation "camera" in line 1 has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

With respect to the additional limitations of claim 5, the prior art admitted by Hasegawa teaches in column 1 lines 31-66 and column 2 lines 1-4, an imaging element and a semiconductor integrated circuit device comprising a digital circuit for driving an imaging element 205 and an analog circuit for processing an image detecting signal that is outputted from the imaging element 205 (see figures 34A and 34B). However, the prior art does not teach a dummy polysilicon region between the digital and analog circuits. Nonetheless, Ishikura teaches a dummy layer 13a part made of polysilicon that is the same as polysilicon composing a gate of a transistor between the digital circuit part and the analog circuit part. Ishikura further teaches a dummy diffused region (see Fig. 5B above) provided between an area under the dummy layer part and one of the digital circuit part and the analog circuit part, with a power supply potential being applied to the dummy diffused region. The admitted prior art by Hasegawa and Ishikura are analogous art, namely both deal with analog and digital circuits of image sensor devices. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to form a dummy region between the digital and analog circuits as taught

10/824,942

Art Unit: 2815

by Ishikura in order to suppress noise propagation. The motivation for doing so would have been to reduce noise. Therefore, it would have been obvious to combine Hasegawa's admitted prior art and Ishikura for the benefit of suppressing noise propagation.

Additionally, It has been held that the recitation that an element is "capable of supplying... as an emitter and a collector respectively" performing a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. In re Hutchison, 69 USPQ 138.

Furthermore, note that Ishikura's device presents a structure that reads on applicant's claim as discussed above, and as such a parasitic transistor may exist in Ishikura's device between a collector and an emitter as well (see illustrations on figure 5B above).

Response to Arguments

7. Applicant's arguments filed 01/10/2007 have been fully considered but they are not persuasive.

With respect to claims 1 and 5, applicant's argument is not persuasive for the added limitation "so as to be **capable of supplying**... respectively" contains intended use language. It has been held that a recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. Ex Parte Masham, 2 USPQ F.2d 1647 (1987). Moreover, it has been held that the

10/824,942

Art Unit: 2815

recitation that an element is "capable of supplying... as an emitter and a collector respectively" performing a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. In re Hutchison, 69 USPQ 138.

In light of the above, applicant's argument is not persuasive.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mohammad Timor Karimy whose telephone number is 571-272-9006. The examiner can normally be reached on 8:30 AM - 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

mtk

EUGENE LEE PRIMARY EXAMINER

20